器件名称: SL2305SC-1
功能描述: Low Jitter and Skew 10 to 140 MHz Zero Delay Buffer (ZDB)
文件大小: 167.35KB 共11页
简 介:SL2305
Low Jitter and Skew 10 to 140 MHz Zero Delay Buffer (ZDB)
Key Features
x x x x x x 10 to 140 MHz operating frequency range Low output clock jitter: 45 ps-typ cycle-to-cycle jitter Low output-to-output skew: 50 ps-typ Low product-to-product skew: 125 ps-typ 3.3 V power supply range Low power dissipation: 26 mA-max at 66 MHz 42 mA-max at 140 MHz One input drives 5 outputs organized as 4+1 SpreadThru PLL that allows use of SSCG Standard and High-Drive options Available in 8-pin SOIC and TSSOP packages Available in Commercial and Industrial grades
Description
The SL2305 is a low skew, low jitter and low power Zero Delay Buffer (ZDB) designed to produce up to five (5) clock outputs from one (1) reference input clock for high speed clock distribution applications. The product has an on-chip PLL which locks to the input clock at CLKIN and receives its feedback internally from the CLKOUT pin. The SL2305 is available with two (2) drive strength versions. The -1 is the standard-drive version and -1H is the highdrive version. The SL2305 high-drive version operates up to 140MHz and the standard drive version -1 operates up to 100. The SL2305 enter into Power-Down (PD) mode if the input at CLKIN is DC (0 to VDD). In this power-down state all five (5) outputs are tri-stated and the PLL is turned off leading to less than 12A-max of power supply current draw.
x x x x x
Applications
x x x x x x Printers and MFPs Digital Copiers PCs and Work Stations DTV Routers, Switchers and S……
