EEPW首页 | 器件索引 | 厂商列表 | IC替换 | 微缩略语 | 电路图查询
器件查询:
400万器件资料库等您来搜!
   首页 > ELPIDA > EBD10RD4ADFA-E

EBD10RD4ADFA-E

器件名称: EBD10RD4ADFA-E
功能描述: 1GB Registered DDR SDRAM DIMM (128M words x72 bits, 1 Rank)
文件大小: 207.26KB    共19页
生产厂商: ELPIDA
下  载:    在线浏览   点击下载
简  介:DATA SHEET 1GB Registered DDR SDRAM DIMM EBD10RD4ADFA-E (128M words × 72 bits, 1 Rank) Description The EBD10RD4ADFA is 128M words × 72 bits, 1 rank Double Data Rate (DDR) SDRAM registered module, mounting 18 pieces of 512M bits DDR SDRAM sealed in TSOP package. Read and write operations are performed at the cross points of the CK and the /CK. This high-speed data transfer is realized by the 2-bit prefetch-pipelined architecture. Data strobe (DQS) both for read and write are available for high speed and reliable data bus design. By setting extended mode register, the on-chip Delay Locked Loop (DLL) can be set enable or disable. This module provides high density mounting without utilizing surface mount technology. Decoupling capacitors are mounted beside each TSOP on the module board. Features 184-pin socket type dual in line memory module (DIMM) PCB height: 30.48mm Lead pitch: 1.27mm Lead-free 2.5V power supply Data rate: 333Mbps/266Mbps (max.) 2.5 V (SSTL_2 compatible) I/O Double Data Rate architecture; two data transfers per clock cycle Bi-directional, data strobe (DQS) is transmitted /received with data, to be used in capturing data at the receiver Data inputs and outputs are synchronized with DQS 4 internal banks for concurrent operation (Components) DQS is edge aligned with data for READs; center aligned with data for WRITEs Differential clock inputs (CK and /CK) DLL aligns DQ and DQS transitions with CK transitions Commands entered on each positive CK ed……
相关电子器件
器件名 功能描述 生产厂商
EBD10RD4ADFA-E 1GB Registered DDR SDRAM DIMM (128M words x72 bits, 1 Rank) ELPIDA
《电子产品世界》杂志社 版权所有 北京东晓国际技术信息咨询有限公司
Copyright ©2002 ELECTRONIC ENGINEERING & PRODUCT WORLD. All rights reserved.
京ICP备12027778号-2