EEPW首页 | 器件索引 | 厂商列表 | IC替换 | 微缩略语 | 电路图查询
器件查询:
400万器件资料库等您来搜!
   首页 > A1PROS > AI1003

AI1003

器件名称: AI1003
功能描述: Vertical Clock Driver for Camera System
文件大小: 101.61KB    共8页
生产厂商: A1PROS
下  载:    在线浏览   点击下载
简  介:Ver1.0 A1 PROs 1 A1 PROs Ai1003 Vertical Clock Driver for Camera System Description -. Ai1003 is a vertical clock driver with 3 levels of output voltage processed in a standard CMOS Pin Configuration GND 1 16 VP1(+15V) 15 VSUB 14 VSS(-8.5V) 13 V 2 12 V 1 11 VP0(0V) 10 V 3 9 XSUB 2 XV2 3 4 5 6 7 8 Feature -. 3 Levels of output voltage, 15V, 0V, -8.5V -. 3.3V / 5V input voltage XV1 XSG1 XV3 XSG2 XV4 V 4 16 PIN TSSOP ( Top View ) Absolute Maximum Ratings Rating Parameter Symbol Min VSS Supply Voltage VP1 VP0 Input Voltage Output Voltage Operating Ambient Temperature Storage Temperature VI V 1, V 3, VSUB V 2, V Ta Ts 4 Unit Typ Max 0 VSS+30 3 VP1+0.3 VP1+0.3 VP1+0.3 85 125 V V V V V V -10 -0.3 VSS-0.3 -0.3 VSS-0.3 VSS-0.3 -25 -45 NOTE : Stress above those listed under “Absolute Maximum Rating” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for the extended periods of time may affect device reliability. 1 Ai1003 VSS(-8.5V) VP1(+15V) Block Diagram VSUB VP0(0V) 2 1 3 V V V 16 15 14 13 12 11 10 1 GND 2 XSUB 3 XV2 4 XV1 5 XSG1 6 XV3 7 XSG2 Logic Truth Table Input XV1, 2 L L H H XSG1, 2 L H L H XV2, 4 XSUB V 1,3 XV4 V 9 8 4 Output V 2,4 VSUB VP1 VP0 *Z VSS L H L H VP0 VSS VP1 VSS * Z is high impedance. Pin D……
相关电子器件
器件名 功能描述 生产厂商
AI1003 Vertical Clock Driver for Camera System A1PROS
《电子产品世界》杂志社 版权所有 北京东晓国际技术信息咨询有限公司
Copyright ©2002 ELECTRONIC ENGINEERING & PRODUCT WORLD. All rights reserved.
京ICP备12027778号-2