器件名称: 74VHC132M
功能描述: QUAD 2-INPUT SCHMITT NAND GATE
文件大小: 53.88KB 共7页
简 介:
74VHC132
QUAD 2-INPUT SCHMITT NAND GATE
PRELIMINARY DATA
s s
s s s
s
s
s
s s
HIGH SPEED: tPD = 4.9 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 2 A (MAX.) at TA = 25 oC TYPICAL HYSTERESIS: Vh = 1V at VCC = 4.5V POWER DOWN PROTECTION ON INPUTS SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 8 mA (MIN) BALANCED PROPAGATION DELAYS: tPLH tPHL OPERATING VOLTAGE RANGE: VCC (OPR) = 2V to 5.5V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 132 IMPROVED LATCH-UP IMMUNITY LOW NOISE: VOLP = 0.8V (Max.)
M (Micro Package)
T (TSSOP Package)
ORDER CODES : 74VHC132M 74VHC132T regard to the supply voltage. This device can be used to interface 5V to 3V. Pin configuration and function are the same as those of the VHC00 but the VHC132 has hysteresis. This together with its schmitt trigger function allows it to be used on line receivers with slow rise/fall input signals. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.
DESCRIPTION The 74VHC132 is an advanced high-speed CMOS QUAD 2-INPUT SCHMITT NAND GATE fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. Power down protection is provided on all inputs and 0 to 7V can be accepted on inputs with no
PIN CONNECTION AND IEC LOGIC SYMBOLS
June 1999
1/7
74VHC132
INPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
PIN No 1, 4, 9, 12 2, 5, 10, 13 3, 6, 8, 11 7 14 SYMBOL 1A to 4A 1B to 4B 1Y to 4Y GND VCC NAME AND FUNC……