器件名称: DM74AS873
功能描述: Dual 4-Bit D-Type Transparent Latches with 3-STATE Outputs
文件大小: 50.72KB 共5页
简 介:DM74AS873 Dual 4-Bit D-Type Transparent Latches with 3-STATE Outputs
December 1986 Revised July 2003
DM74AS873 Dual 4-Bit D-Type Transparent Latches with 3-STATE Outputs
General Description
These dual 4-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The eight latches of the DM74AS873 are transparent Dtype latches meaning that while the enable (G) is HIGH the Q outputs will follow the data (D) inputs. When the enable is taken LOW the output will be latched at the level of the data that was set up. A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are OFF. The pinout is arranged to ease printed circuit board layout. All data inputs are on one side of the package while all ou……
